Functional verification of SoCs always has some kind of set up process. For complex SoCs, this initial set up phase often consumes from 20 to 90% of each test’s total simulation time. This article outlines how a new reuse methodology shortens design verification cycles.

Read More

Find out how T&VS Verification services help to meet the challenging requirements with respect to performance, flexibility and verify today’s complex designs effectively.