Clock-domain crossing (CDC) verification is a critical step in the design verification cycle. However, CDC verification is not only necessary on RTL; at 28nm nodes and below it is also essential on gate-level designs due to the possibility of the introduction of CDC errors during the synthesis phase that can lead to silicon failure.

This article from Mentor Graphics review the root cause of these challenges and introduce an automated approach to overcome these difficulties.

Read More

Find out how T&VS have developed a unique process that enables companies to make continuous improvements to their design and verification environments.