53dac_logo_homeThe Design Automation Conference (DAC) is recognized as the premier conference for design and automation of electronic systems. DAC offers outstanding training, education, exhibits and superb networking opportunities for designers, researchers, tool developers and vendors.

TVS Participation at DAC

T&VS participated at the following events at DAC 2016.

Presentation #1:Verifying Hardware Security Features to Deliver Secure Systems
Part of the design Track: How to Verify the Gordian’s Knot of System Complexity
Wednesday June 8, 1:30pm – 3:00pm | Ballroom E
Presentation #2:Formal Verification Adoption
OneSpin FormalWorld Theater. Booth 1249 – (Date/Time to be scheduled)
Presentation #3:Safety Critical Verification
Presented by Mike Bartley, T&VS Founder and CEO.
Wednesday, June 8, 10:00am | Mentor Verification Academy Booth #627.Abstract:  The traditional environments for safety-related hardware and software such as avionics, rail and nuclear have been joined by others (such as automotive and medical devices) as systems become increasingly complex and ever more reliant on embedded software. In tandem, further industry-specific safety standards (including ISO26262 for automotive applications and IEC62304 for medical device software) have been introduced to ensure that hardware and software in these application areas has been developed and tested to achieve a defined level of integrity. In this presentation, we will be explaining some of these changes and how they can be implemented. We’ll be covering the impact of safety standards on requirements: how they need to be defined; how they need to be managed; and how they need to be mapped to tests to demonstrate that they have been implemented correctly. We will also explore how techniques such as static analysis and automated dynamic testing provide a foundation for a verification strategy that will ensure compliance with safety standards.

Poster:Requirements-Driven Verification Methodology
T&VS in collaboration with the Artemis Crystal Project
Wednesday June 8, 5:00pm – 6:00pm | Exhibit Floor | Poster 65.31
Panel Discussion:“Gaps in the Verification Flow”
Moderator: Brian Bailey, Technology Editor/EDA for Semiconductor Engineering
Monday, June 6, 5:00pm | DAC Press Meeting Room #1
Exhibiting:Booth 513 (On the Design & Reuse Stand)
Come along to discuss our wide range of Test and Verification products and services such as asureSIGN, asureCOMPLY and asureVIP, as well as the free tools asureRAL (for generating register files for System Verilog or Specman) and asureRUN (for efficiently managing test case runs and generating reports using the simulation platforms: Questa from Mentor and Cadence) and our training service; asureTRAIN.

T&VS Highlights Its Free Tools at DAC 2016

At this year’s event T&VS will be highlighting the Free tools we offer that help our customers deliver efficient test and verification. These include: asureRAL, asureRUN and SystemC UVM Libraries. Find out more.