Benchmarking Your Test and
Verification Processes


In order to cope with the increasing complexity of products and the shortening market windows, companies must continuously improve their test and verification activities.  T&VS helps companies to do this through the use of the T&VS strategy, methodology reviews or through specific management help on projects.

T&VS have developed a unique benchmarking process, asureMARK that gives structure to the review process and enables companies to make continuous improvements to their test and verification environments by identifying the key enhancement actions required.  T&VS have presented the asureMARK process at several key industry conferences and a technical paper is available here.

The Benchmarking Process

Using detailed interviews and observations the T&VS consultants can identify the maturity level, one of Initial, Managed, Defined, Quantified or Optimising for the Ownership, Visibility and Execution of 13 key verification process areas.

Verification Process Areas

  1. Specification and design
  2. Functional Verification Planning and Scenario Creation
  3. Block level testing
  4. Top level stress testing
  5. System level testing
  6. Regressions
  7. Metrics, coverage and closure
  8. Checkers
  9. Properties
  10. Configuration control
  11. Bug tracking
  12. Reviews
  13. Organisational Capability
  14. Debug

The results are then presented as a spider diagram for analysis. An example is shown below. Benchmarking Verification - Spider Diagram


Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.