Making your products more Reliable, Safe and Secure

Static Formal Verification for System Level Verification

This article from NXP Semiconductors outlines the verification environment set up using Incisive Formal Verifier (static formal verification tool from Cadence) in parallel to the verification environment developed using Coverage Driven Verification (CDC) with OVM methodology.

Read More

29th September, 2015|Blog, Thought Leadership|