System-on-chip (SOC) Verification projects have a gap between simulation testbenches and hardware-software co-verification in emulation or prototypes.

Testbenches compliant with the UVM standard have no provision for running verification tests in the SOC’s embedded processors.

This article from Breker outlines how to automate the test cases to fill the SOC verification gap.