In this blog on the Aldec website Mike Bartley of TVS discusses how FPGA designers can transition to more advanced verification techniques.

Register here for Verification Futures 2015