Despite various methodologies that have been developed in EDA tools to simulate large and complex designs, performance issues are still arising. This article from EDN describes the effective use of UVCs (Universal Verification Components) compared to third party IP blocks that results in a huge time saving during the verification phase.

Read More

Find out more about how T&VS System Verilog and UVM Training helps to solve the performance issues in the verification phase.