The flexibility of RISC-V is the verification effort that must be devoted to all variants of the RISC-V cores.Considering the possible number of RISC-V core variants, it is not practical to manually implement and maintain all corresponding RTL representations and UVM environments. Automation is advisable, but it depends upon the configuration variability of RISC-V cores. The flexibility of RISC-V ISA presents benefits as well as challenges in verification. This article describes the methodology of effective verification of RISC-V processors combining UVM and emulation using various models.
To help you deliver successful RISC-V based designs T&VS offer specific services that build on and extend the world-class test and verification services that we have been delivering to the semiconductor industry.