The inclusion of the register layer was one of the most requested features of UVM. This article from Aldec describes how exactly the register layer works with respect to the UVM environment and the structure of the register model relative to the UVM testbench.

Read More

Join T&VS UVM Training to learn how to integrate the register model into your verification environment.