The infrastructure for much of the chip verification being done today is looking dated and limited in scope, such that UVM is not equipped to handle the verification task for an entire SoC. This article from Semiengineering describes where would be the UVM for the next five years and how to tackle the challenges when making UVM more universal.

Read More

Join T&VS UVM Training to learn how to enable the continuous improvements to their design and verification environments.