A key reason for introducing hardware acceleration to a verification flow is performance. As SoC designs increase in size, the use of emulation and other hardware accelerators to analyze full-chip functionality has become essential.

Frank Schirrmeister, Senior group Director at Cadence, outlines the components to determine the overall performance of a simulation and describes how long it takes to get a design onto a verification platform.

Read More