


FPGA accelerated IP validation

Andrew Gardner

FPGA technology in ARM®

- Simulation and Emulation don't scale when verifying large multi-core, multi-cluster compute sub-systems
- The aim of the FPGA group in ARM is to provide hardware accelerated verification capability to ARM's IP verification engineers
- Running multiple FPGA platforms at speed and in parallel we achieve cycle counts equivalent to running in silicon for extended periods
- High levels of debug visibility - >1K signals per FPGA and with the use of Read-Back we enable non-FPGA engineers to use FPGAs to run the debug process on hardware
- We provide remote access to hardware farms that enable non-FPGA engineers to run and debug large test payloads

FPGA farm hardware




Three Requirements

- The right system
- The right stimulus
- The right debug

The Right System

- A rarely observed bug is rarely fixed
- To repeatedly observe a failure a cycle accurate system is key
- All sources of asynchronous behaviour must be identified and removed
- Clock domains
 - Run synchronously
 - Representative clock rates
- External stimulus must be controlled or removed altogether
- Verification IP is critical to creating stress in the system and to identifying faults
 - Protocol checkers – key to identifying bugs
 - Memory Models – representative clocking & cycle accuracy
 - Coverage checkers – feedback to the IP verification leads
 - Irritators – to create stress & flush out hard to find bugs

Typical FPGA validation system




The Right Stimulus

- Make the best use of every cycle
- Self generating stimulus capable of running indefinitely on the DUT
- A mixture of directed random and full random stimulus
- Able to control traffic throughput with the use of hardware irritators
- Verification IP accompanying the stimulus actively monitors the state of the system during testing
- Short regression tests derived from running months of stimulus
- Bus monitors provide coverage feedback to provide feedback to stimulus designers



The Right Debug

- Without the ability to debug issues there is little point in running on FPGA
- Traditional software debuggers used alongside an embedded logic analysis system
- Visibility of at least 1,000 signals per FPGA with external data buffering
- Rarely are the debug resources correctly focused to root-cause a failure first time round
- Implementation flows to allow non-FPGA engineers to re-target the debug to interesting points in the system
- Read back to get full view of the design
- Clock control to build up full picture over prolonged period

Probing



Full Visibility



Results

- Significant numbers of erratum found in pre-release IP.
- Erratum found in released IP, not yet identified in any other environment.
 - Bugs may be observed in user Si after significant periods of time but most will never be identified or fixed
 - FPGA based testing gives the bulk cycle capacity required to observe many of these bugs as well as giving the environment in which to triage and debug them
- FPGA based testing is an essential part of all IP validation work at ARM®
- NEXT STEPS
 - FPGA stimulus on silicon
 - Methodology to catch silicon failures in FPGA

Questions?