

# Verification Challenges

**Verification Futures,  
May 2014**

**Dr. Mike Bartley, TVS  
[mike@testandverification.com](mailto:mike@testandverification.com)**

<b>Bryan Dickman, ARM</b>	<b>Complexity</b> <ul style="list-style-type: none"><li>• Design for verification</li></ul>	<b>Scalability</b> <ul style="list-style-type: none"><li>• Meeting our need for cycles</li></ul>	<b>Completeness</b> <ul style="list-style-type: none"><li>• How do we know when we are done?</li></ul>
<b>Olivier Haller, ST</b>	<b>Scalability</b> <ul style="list-style-type: none"><li>• Is exhaustive RTL simulation scalable?</li><li>• Data management</li></ul>	<b>Complexity</b> <ul style="list-style-type: none"><li>• Nobody understands the full system</li></ul>	<b>Productivity</b> <ul style="list-style-type: none"><li>• Do more with same budget</li><li>• Faster with derivatives</li></ul>
<b>Hans Lunden, Ericsson</b>	<b>TLM in verification</b> <ul style="list-style-type: none"><li>• Improved TTM</li></ul>	<b>VIP</b> <ul style="list-style-type: none"><li>• Improved quality</li><li>• Make or buy?</li></ul>	<b>Design for verification</b> <ul style="list-style-type: none"><li>• Quality and TTM</li></ul>
<b>Clemens Muller, Infineon</b>	<b>Complexity</b> <ul style="list-style-type: none"><li>• Mastering the verif complexity</li></ul>	<b>Debug Automation</b> <ul style="list-style-type: none"><li>• Managing all the data</li></ul>	<b>Requirements driven verification</b>

<p><b>Bryan Dickman, ARM</b></p>	<p><b>Complexity</b></p> <ul style="list-style-type: none"><li>• Design for verification</li></ul>	<p><b>Scalability</b></p> <ul style="list-style-type: none"><li>• Meeting our need for cycles</li></ul>	<p><b>Completeness</b></p> <ul style="list-style-type: none"><li>• How do we know when we are done?</li></ul>
<p><b>Olivier Haller, ST</b></p>	<p><b>Scalability</b></p> <ul style="list-style-type: none"><li>• Is exhaustive RTL simulation scalable?</li><li>• Data management</li></ul>	<p><b>Complexity</b></p> <ul style="list-style-type: none"><li>• Nobody understands the full system</li></ul>	<p><b>Productivity</b></p> <ul style="list-style-type: none"><li>• Do more with same budget</li><li>• Faster with derivatives</li></ul>
<p><b>Hans Lunden, Ericsson</b></p>	<p><b>TLM in verification</b></p> <ul style="list-style-type: none"><li>• Improved TTM</li></ul>	<p><b>VIP</b></p> <ul style="list-style-type: none"><li>• Improved quality</li><li>• Make or buy?</li></ul>	<p><b>Design for verification</b></p> <ul style="list-style-type: none"><li>• Quality and TTM</li></ul>
<p><b>Clemens Muller, Infineon</b></p>	<p><b>Complexity</b></p> <ul style="list-style-type: none"><li>• Mastering the verif complexity</li></ul>	<p><b>Debug Automation</b></p> <ul style="list-style-type: none"><li>• Managing all the data</li></ul>	<p><b>Requirements driven verification</b></p>

- **Top1: Mastering Verification Complexity**
  - Continuous increase in number of IP's and embedded processors
    - 2006: 30-40 IP's, 1 CPU
    - 2011: 80+ IP's, 6+ CPU's
    - *2016: 120+ IP's, 20 CPU's ?*
  - The more IP's the higher the risk of late spec & implementation changes
  - Driving towards true Hw/Sw Co-Verification
  - Reuse of verification environments / stimulus from IP-level into big multi-CPU SoC environments


<b>Bryan Dickman, ARM</b>	<b>Complexity</b> <ul style="list-style-type: none"><li>• Design for verification</li></ul>	<b>Scalability</b> <ul style="list-style-type: none"><li>• Meeting our need for cycles</li></ul>	<b>Completeness</b> <ul style="list-style-type: none"><li>• How do we know when we are done?</li></ul>
<b>Olivier Haller, ST</b>	<b>Scalability</b> <ul style="list-style-type: none"><li>• Is exhaustive RTL simulation scalable?</li><li>• Data management</li></ul>	<b>Complexity</b> <ul style="list-style-type: none"><li>• Nobody understands the full system</li></ul>	<b>Productivity</b> <ul style="list-style-type: none"><li>• Do more with same budget</li><li>• Faster with derivatives</li></ul>
<b>Hans Lunden, Ericsson</b>	<b>TLM in verification</b> <ul style="list-style-type: none"><li>• Improved TTM</li></ul>	<b>VIP</b> <ul style="list-style-type: none"><li>• Improved quality</li><li>• Make or buy?</li></ul>	<b>Design for verification</b> <ul style="list-style-type: none"><li>• Quality and TTM</li></ul>
<b>Clemens Muller, Infineon</b>	<b>Complexity</b> <ul style="list-style-type: none"><li>• Mastering the verif complexity</li></ul>	<b>Debug Automation</b> <ul style="list-style-type: none"><li>• Managing all the data</li></ul>	<b>Requirements driven verification</b>

## 2. Scalability

- **Constrained-random simulation has been proven as a good bug-hunting flow, but...**
  - How much simulation will be enough for a 10 GHz CPU?
  - How many cycles to verify 2 weeks at target speed of 1GHz?
    - Answer:  $0.6 \times 10^{15}$

	Simulation (KHz)	Emulation (1 MHz)	FPGA (10 MHz)	Si (1 GHz)
Target cycles $10^{15}$	1,000,000 sim slots	1000 emulation slots	100 FPGA slots	1 chip
Achievable cycles	$10^{11}$	$10^{12}$	$10^{14}$	$10^{15}$

- ***How will we scale simulation, emulation, FPGA to next gen of CPUs?***
- ***What are the alternatives?***



<b>Geoff Barrett, Broadcom</b>	<b>Scalability</b> <ul style="list-style-type: none"> <li>At chip level</li> </ul>	<b>Verification resources</b> <ul style="list-style-type: none"> <li>Too much on diversions</li> </ul>	<b>EDA Tool Maturity</b>
<b>Andre Winkelmann, Wolfson</b>	<b>Requirements Tracing</b>	<b>Scalability</b> <ul style="list-style-type: none"> <li>Ease of verifying derivatives</li> </ul>	<b>Mixed Signal</b> <ul style="list-style-type: none"> <li>The boundaries are fading</li> </ul>
<b>Andrew Bond, Nvidia</b>	<b>H/SW Co-verification</b> <ul style="list-style-type: none"> <li>SW engineers avail to write real SW</li> </ul>	<b>Performance Verif</b> <ul style="list-style-type: none"> <li>Everybody finds own solution</li> </ul>	<b>Resources</b> <ul style="list-style-type: none"> <li>Shortage of verif engineers</li> </ul>
<b>Steve Holloway, Dialog</b>	<b>Verification Completion</b> <ul style="list-style-type: none"> <li>Increasingly hard</li> </ul>	<b>Achieving Reuse</b>	<b>Mixed Signal</b> <ul style="list-style-type: none"> <li>MDV for AMS</li> </ul>
<b>Tim Blackmore, Infineon</b>	<b>Complexity</b> <ul style="list-style-type: none"> <li>Reducing verif complexity</li> </ul>	<b>Change</b> <ul style="list-style-type: none"> <li>Making verif more agile</li> </ul>	<b>Better use of sim cycles</b> <ul style="list-style-type: none"> <li>How to improve use of cycles?</li> </ul>

<b>Geoff Barrett, Broadcom</b>	<b>Scalability</b> <ul style="list-style-type: none"> <li>At chip level</li> </ul>	<b>Verification resources</b> <ul style="list-style-type: none"> <li>Too much on diversions</li> </ul>	<b>EDA Tool Maturity</b>
<b>Andre Winkelmann, Wolfson</b>	<b>Requirements Tracing</b>	<b>Scalability</b> <ul style="list-style-type: none"> <li>Ease of verifying derivatives</li> </ul>	<b>Mixed Signal</b> <ul style="list-style-type: none"> <li>The boundaries are fading</li> </ul>
<b>Andrew Bond, Nvidia</b>	<b>H/SW Co-verification</b> <ul style="list-style-type: none"> <li>SW engineers avail to write real SW</li> </ul>	<b>Performance Verif</b> <ul style="list-style-type: none"> <li>Everybody finds own solution</li> </ul>	<b>Resources</b> <ul style="list-style-type: none"> <li>Shortage of verif engineers</li> </ul>
<b>Steve Holloway, Dialog</b>	<b>Verification Completion</b> <ul style="list-style-type: none"> <li>Increasingly hard</li> </ul>	<b>Achieving Reuse</b>	<b>Mixed Signal</b> <ul style="list-style-type: none"> <li>MDV for AMS</li> </ul>
<b>Tim Blackmore, Infineon</b>	<b>Complexity</b> <ul style="list-style-type: none"> <li>Reducing verif complexity</li> </ul>	<b>Change</b> <ul style="list-style-type: none"> <li>Making verif more agile</li> </ul>	<b>Better use of sim cycles</b> <ul style="list-style-type: none"> <li>How to improve use of cycles?</li> </ul>



- **Verification engineers are always in demand**
- **Even with some industry-wide unification of methodologies finding good engineers doesn't seem to be getting easier**
- **With more design re-use and verification outsourcing flexible engineers seem harder to find**



<b>Geoff Barrett, Broadcom</b>	<b>Scalability</b> <ul style="list-style-type: none"> <li>At chip level</li> </ul>	<b>Verification resources</b> <ul style="list-style-type: none"> <li>Too much on diversions</li> </ul>	<b>EDA Tool Maturity</b>
<b>Andre Winkelmann, Wolfson</b>	<b>Requirements Tracing</b>	<b>Scalability</b> <ul style="list-style-type: none"> <li>Ease of verifying derivatives</li> </ul>	<b>Mixed Signal</b> <ul style="list-style-type: none"> <li>The boundaries are fading</li> </ul>
<b>Andrew Bond, NVIDIA</b>	<b>H/SW Co-verification</b> <ul style="list-style-type: none"> <li>SW engineers avail to write real SW</li> </ul>	<b>Performance Verif</b> <ul style="list-style-type: none"> <li>Everybody finds own solution</li> </ul>	<b>Resources</b> <ul style="list-style-type: none"> <li>Shortage of verif engineers</li> </ul>
<b>Steve Holloway, Dialog</b>	<b>Verification Completion</b> <ul style="list-style-type: none"> <li>Increasingly hard</li> </ul>	<b>Achieving Reuse</b>	<b>Mixed Signal</b> <ul style="list-style-type: none"> <li>MDV for AMS</li> </ul>
<b>Tim Blackmore, Infineon</b>	<b>Complexity</b> <ul style="list-style-type: none"> <li>Reducing verif complexity</li> </ul>	<b>Change</b> <ul style="list-style-type: none"> <li>Making verif more agile</li> </ul>	<b>Better use of sim cycles</b> <ul style="list-style-type: none"> <li>How to improve use of cycles?</li> </ul>

- **MS verification made easy**
  - How do analogue and digital engineers work together?
  - Multitude of skills required
- **Boundary is fading**
  - Analogue verification incorporates digital techniques
  - Digital verification incorporates analogue features
- **Variety of modelling techniques and abstractions**
- **Power aware mixed signal verification**
- **UVM-AMS adoption**

<b>Laurent Arditi, ARM</b>	<b>Bug Avoidance</b> <ul style="list-style-type: none"><li>• Functionally correct designs?</li></ul>	<b>Bug Hunting</b> <ul style="list-style-type: none"><li>• Improved hunting &amp; completion</li></ul>	<b>Bug Absence</b> <ul style="list-style-type: none"><li>• Proving absence of bugs</li></ul>
<b>Thomas Goust, ST-E</b>	<b>Design Complexity</b>	<b>IC to chipset</b> <ul style="list-style-type: none"><li>• Multiple ICs</li></ul>	<b>Leading-Edge Tech</b> <ul style="list-style-type: none"><li>• Outsourcing</li></ul>
<b>Jerome Bombal, TI</b>	<b>HW-SW Co-Verification</b>	<b>Fast platform prototyping</b>	<b>Real-world functional coverage</b>
<b>Christophe Chevallaz, ST</b>	<b>Verification Reuse</b> <ul style="list-style-type: none"><li>• Lots of opportunity</li></ul>	<b>System Verification</b>	<b>Verification Mgt</b> <ul style="list-style-type: none"><li>• Data mgt</li></ul>

<b>Laurent Arditi, ARM</b>	<b>Bug Avoidance</b> <ul style="list-style-type: none"><li>• Functionally correct designs?</li></ul>	<b>Bug Hunting</b> <ul style="list-style-type: none"><li>• Improved hunting &amp; completion</li></ul>	<b>Bug Absence</b> <ul style="list-style-type: none"><li>• Proving absence of bugs</li></ul>
<b>Thomas Goust, ST-E</b>	<b>Design Complexity</b>	<b>IC to chipset</b> <ul style="list-style-type: none"><li>• Multiple ICs</li></ul>	<b>Leading-Edge Tech</b> <ul style="list-style-type: none"><li>• Outsourcing</li></ul>
<b>Jerome Bombal, TI</b>	<b>HW-SW Co-Verification</b>	<b>Fast platform prototyping</b>	<b>Real-world functional coverage</b>
<b>Christophe Chevallaz, ST</b>	<b>Verification Reuse</b> <ul style="list-style-type: none"><li>• Lots of opportunity</li></ul>	<b>System Verification</b>	<b>Verification Mgt</b> <ul style="list-style-type: none"><li>• Data mgt</li></ul>

- **The challenge to manage huge amount of verification data**
  - Amount of verification data make more complex the risk decision of verification closure
- **Some Directions partially or to be implemented**
  - Refine the verification Metrics
  - Merge the metrics (SOC / IPS – various source)
  - Usage of MySQL data Base
  - Leverage on Business Intelligence tool to support Verification Closure
  - Define metrics on non-functional properties (performance, power, energy, temperature, ...)

<b>Martin Ruhwandl, Lantiq</b>	<b>Multi-Language Verif environments</b>	<b>Debugging</b> <ul style="list-style-type: none"><li>• More automation</li></ul>	<b>3rd Party IP integration</b> <ul style="list-style-type: none"><li>• And VIP</li></ul>
<b>Michael Rohleder, Freescale</b>	<b>Synthesis/Timing Constraints</b>	<b>Holistic Coverage</b> <ul style="list-style-type: none"><li>• Combining views</li></ul>	<b>Disconnected Views</b> <ul style="list-style-type: none"><li>• Functional, timing, power, SW</li></ul>
<b>Wolfgang Ecker, Infineon</b>	<b>Requirements driven verification</b>	<b>TopDown/ BottomUp</b> <ul style="list-style-type: none"><li>• Verif at right level</li></ul>	<b>Heterogeneous Systems</b> <ul style="list-style-type: none"><li>• Digital, Analog, FW</li></ul>

<b>Martin Ruhwandl, Lantiq</b>	<b>Multi-Language Verif environments</b>	<b>Debugging</b> <ul style="list-style-type: none"><li>• More automation</li></ul>	<b>3rd Party IP integration</b> <ul style="list-style-type: none"><li>• And VIP</li></ul>
<b>Michael Rohleder, Freescale</b>	<b>Synthesis/Timing Constraints</b>	<b>Holistic Coverage</b> <ul style="list-style-type: none"><li>• Combining views</li></ul>	<b>Disconnected Views</b> <ul style="list-style-type: none"><li>• Functional, timing, power, SW</li></ul>
<b>Wolfgang Ecker, Infineon</b>	<b>Requirements driven verification</b>	<b>TopDown/ BottomUp</b> <ul style="list-style-type: none"><li>• Verif at right level</li></ul>	<b>Heterogeneous Systems</b> <ul style="list-style-type: none"><li>• Digital, Analog, FW</li></ul>



- **Required by ISO 26262**
  - “Road vehicles – Functional safety” and other similar standards
- **Validate the verification**
  - Have the right things been verified
  - Avoid that requirements haven’t been verified and things have been verified, that haven’t been required
- **Reuse implementation of verification goal**
- **Keep track with change requests**
- **Enable impact analysis**

<b>Sainath Karlapalem, NXP</b>	<b>AMS Verification</b>	<b>Dynamic Power Verif</b>	<b>Timing Verification</b>
<b>Udaya Kumar Napa, MaxLinear</b>	<b>Coverage Closure</b>	<b>Integrating Levels of Verif</b>	<b>Requirements driven verification</b>
<b>Desikan Srinivasan, ARM</b>	<b>Exploiting Formal</b>	<b>System level coherency</b>	<b>Verif Schedule Predictability</b>

<p><b>Chris Brown</b> (Verification Manager), Broadcom, UK</p>	<p><b>Improved EDA competition through standardisation</b></p>	<p><b>Integration Testing: Improving IP to SoC verification reuse</b></p>	
<p><b>Simon Bewick</b> (Director ASIC Development), Ericsson, UK</p>	<p><b>Measuring Testbench quality</b></p>	<p><b>Fewer bugs, earlier bugs</b></p>	<p><b>Verifying power intent</b></p>
<p><b>Andy Walton</b>, Altera, UK</p>	<p><b>UVM @ system-level but not at block-level isn't</b></p>	<p><b>But we can just run it on the hardware</b></p>	<p><b>Verification of designs which use partial reconfiguration</b></p>
<p><b>Tim Joyce</b> (Verification Manager), STMicro, UK</p>	<p><b>Predicting and finding verification resources</b></p>	<p><b>Functional Coverage at SoC level</b></p>	<p><b>SoC Simulation Complexity</b></p>

<b>Jerome Bombal (Director SOC Verification), Samsung LSI, France</b>	<b>Sign-off integration verification plans</b>	<b>Verification SW libraries</b>	<b>Integration coverage toolboxes</b>
<b>Beatrice Brochier and Yassine Elkhourassani, STMicro</b>	<b>Verifying Interconnect at top level</b>	<b>Verifying IOMuxing in a complex SoC</b>	
<b>Martin Ruhwandl, Infineon Technologies</b>	<b>ISO 26262</b>	<b>Multi-site strategy/short term contractors</b>	<b>Analog-mixed signal engineers vs. digital engineers</b>

<b>Complexity</b>	<b>7</b>
<b>Integrating Languages, Views and Techniques</b>	<b>7</b>
<b>Completeness</b>	<b>5</b>
<b>Productivity</b>	<b>5</b>
<b>Requirements Driven Verif (ISO 26262)</b>	<b>5</b>
<b>Scalability</b>	<b>4</b>
<b>Reuse</b>	<b>4</b>
<b>System</b>	<b>4</b>
<b>Mixed Signal</b>	<b>4</b>

# Analysis for 2011 to 2013

<b>Complexity</b>	<b>7</b>
<b>Integrating Languages, Views and Techniques</b>	<b>7</b>
<b>Completeness</b>	<b>5</b>
<b>Productivity</b>	<b>5</b>
<b>Requirements Driven Verif/ISO 26262</b>	<b>5</b>
<b>Scalability</b>	<b>4</b>
<b>Reuse</b>	<b>4</b>
<b>System</b>	<b>4</b>
<b>Mixed Signal</b>	<b>4</b>
<b>HW/SW</b>	<b>3</b>
<b>Resources</b>	<b>3</b>
<b>Integration Verification</b>	<b>3</b>
<b>Design for Verif</b>	<b>2</b>
<b>Debug</b>	<b>2</b>
<b>Demonstrating Bug Absence</b>	<b>2</b>
<b>Synthesis/Timing Constraints</b>	<b>2</b>
<b>Power Verification</b>	<b>2</b>
<b>FPGA Specific</b>	<b>2</b>
<b>Performance</b>	<b>1</b>
<b>Change</b>	<b>1</b>
<b>Leading Edge Technology</b>	<b>1</b>
<b>Verification Data Mgt</b>	<b>1</b>
<b>Predictability</b>	<b>1</b>
<b>EDA tool Integration</b>	<b>1</b>
<b>Measuring Test Bench Quality</b>	<b>1</b>
<b>IO Muxing at SoC Level</b>	<b>1</b>