FORMAL Verification BOOTCAMP

Learn how to use formal verification techniques to improve verification

The 2-day **Formal Verification Bootcamp** is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.

Key Topics Covered

- Introducing System Verilog Assertions (SVA)
- Advanced SVA
- Debugging a Failing Property
- Formal Metrics
- Automated Formal Verification
- Full Formal Verification of a Block
- Formal in the Design Flow
- Formal for Designers
- Using Formal Apps

Course Presenter

Dr. Mike Bartley has worked in Formal Verification since completing his PhD in Mathematical Logic. He has worked in formal specification of both software (VDM, Z) and hardware (CSP and SVA), as well as formal mathematical proofs of implementations. Mike began working in property checking in 1994 and has worked continuously in both formal and dynamic simulation ever since. As well as writing and proving assertions, Mike has put together verification strategies and teams that combine both formal and simulation. Mike is a trained teacher and has written and delivered numerous training courses for Universities and commercial organisations. Mike uniquely combines theoretical knowledge, practical experience, management understanding and training expertise.

Additional Information

For detailed information on the course please contact us directly or visit our asureTRAIN website:

email: mike@testandverification.com
tel: +44 (0) 117 903 1100

asuretrain.testandverification.com

TVS
Test and Verification Solutions